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Abstract
CPU-FPGA heterogeneous architectures are attracting
ever-increasing attention in an attempt to advance computa-
tional capabilities and energy efficiency in today’s datacenters.
These architectures provide programmers with the ability to
reprogram the FPGAs for flexible acceleration of many work-
loads. Nonetheless, this advantage is often overshadowed by
the poor programmability of FPGAs whose programming is
conventionally a RTL design practice. Although recent ad-
vances in high-level synthesis (HLS) significantly improve the
FPGA programmability, it still leaves programmers facing the
challenge of identifying the optimal design configuration in a
tremendous design space.
This paper aims to address this challenge and pave the path
from software programs towards high-quality FPGA acceler-
ators. Specifically, we first propose the composable, parallel
and pipeline (CPP) microarchitecture as a template of accel-
erator designs. Such a well-defined template is able to support
efficient accelerator designs for a broad class of computation
kernels, and more importantly, drastically reduce the design
space. Also, we introduce an analytical model to capture the
performance and resource trade-offs among different design
configurations of the CPP microarchitecture, which lays the
foundation for fast design space exploration. On top of the
CPP microarchitecture and its analytical model, we develop
the AutoAccel framework to make the entire accelerator gen-
eration automated. AutoAccel accepts a software program as
an input and performs a series of code transformations based
on the result of the analytical-model-based design space ex-
ploration to construct the desired CPP microarchitecture. Our
experiments show that the AutoAccel-generated accelerators
outperform their corresponding software implementations by
an average of 72x for a broad class of computation kernels.
1. Introduction
Due to power and energy constraints, conventional general-
purpose processors are no longer able to sustain the perfor-
mance and energy improvement in commercial datacenters. To
overcome the inefficiency of homogeneous multicore systems,
heterogeneous architectures that feature specialized hardware
accelerators have been widely considered to be a promising
paradigm. In particular, field programmable gate arrays (FP-
GAs), which offer the potential of orders-of-magnitude per-
formance/watt gains for a broad class of applications while
retaining reconfigurability, attract increasing attention as a
mainstream acceleration technology. For example, both Mi-
crosoft and Baidu have incorporated FPGA-based accelera-
tors in their datacenters to accelerate large-scale production
workloads such as search engines [29, 10] and neural net-
works [24, 25]. Amazon also introduced F1 instance [4], a
compute instance equipped with FPGA boards, in its Elas-
tic Compute Cloud (EC2). Moreover, with the $16.7 billion
acquisition of Altera, Intel recently announced the Hetero-
geneous Architecture Research Platform (HARP) [3], which
provides an FPGA and a Xeon processor in a single semicon-
ductor package. Predictions have been made that as much as
30% of datacenter servers will have FPGAs by 2020 [6]. This
suggests that FPGAs could become a common component in
future servers and could play an important role as primary
computing resources [23].
On the other hand, a major challenge in FPGA-based accel-
eration is programmability. FPGA programming is generally
recognized as an RTL (register-transfer level) design prac-
tice, which requires notable hardware expertise in designing
accelerator microarchitectures such as controls, data paths,
and finite state machines [9]. This makes the effort of FPGA
programming prohibitive to most datacenter application de-
velopers. It is even more challenging when the mainstream
algorithm in an application domain is constantly evolving;
i.e., an algorithm may have already been obsolete during the
development process of its hardware accelerator.
Decades of research have focused on improving FPGA pro-
grammability. High-level synthesis (HLS) [12] that allows
hardware designs to be described in high-level programming
languages like C/C++ (such C/C++ programs for hardware
designs are generally called hardware behavioral descriptions)
is recognized as an encouraging approach. In fact, a C pro-
gram can even be compiled by state-of-the-art HLS tools like
Xilinx SDAccel into a working FPGA circuit without any
modification of the program itself. However, a high-quality
software program is generally far away from a high-quality
hardware behavioral description due to the lack of proper con-
sideration regarding the underlying FPGA architecture. Our
experiments show that a software program, if naively treated
as a hardware behavioral description, almost always leads to
an FPGA accelerator that performs orders-of-magnitude worse
than running the program on a modern CPU. This is because
HLS still leaves programmers to face the challenge of identi-
fying the optimal design configuration among a tremendous
number of choices, which in turn requires intimate knowl-
edge of hardware intricacies to efficiently reduce the design
space and obtain a high-quality solution in a reasonable time.
Consequently, to programmers HLS still presents a significant
gap between a software program and a high-quality hardware
behavioral description, which prevents the FPGA programma-
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bility from being further improved.
This paper presents a comprehensive approach to pave the
path from a software program to a high-quality hardware be-
havioral description that 1) is functionally equivalent to the
software program, and 2) leads to a high-performance FPGA
accelerator. The approach consists of three main stages. The
first stage, design space reduction, aims to reduce the tremen-
dous design space. Specifically, we introduce the compos-
able, parallel and pipeline (CPP) microarchitecture, a template
of accelerator designs, as a specification of the program-to-
behavioral-description transformation. Such a carefully de-
signed template fits for a variety of computation kernels and
guarantees the quality of accelerator designs. Also, with the
CPP microarchitecture as the transformation specification, the
design space is restricted to only configurations of that specific
microarchitecture. The second stage, automatic design space
exploration, realizes a near-optimal CPP microarchitecture
configuration automatically with an analytical model and a
machine-learning-based search engine. With this near-optimal
configuration, the third stage, automatic accelerator genera-
tion, organizes a collection of code transformation primitives
to transform the software program to the behavioral descrip-
tion of the desired CPP microarchitecture. We develop the
AutoAccel framework to implement the proposed approach
and make the entire accelerator generation process automated.
In summary, this paper makes the following contributions:
• The CPP microarchitecture. By introducing this broadly
applicable accelerator design template as the specification
of program-to-behavioral-description transformation, we
achieve the objective of drastically reducing the design
space while preserving accelerator design quality.
• The analytical model. This proposed model captures the
performance and resource trade-offs among all design con-
figurations of the CPP microarchitecture, laying the founda-
tion for fast, automated design space exploration.
• The AutoAccel framework. AutoAccel automates the en-
tire accelerator generation process, provides datacenter ap-
plication developers with a nearly push-button experience
of FPGA programming, and thus substantially improves the
FPGA programmability.
• Detailed evaluation. We evaluate AutoAccel via the Mach-
Suite [30] benchmark suite by proposing a metric to mea-
sure whether the qualities of AutoAccel-generated accelera-
tors reach optimality. We also evaluate the accuracy of the
proposed analytical model using Xilinx SDAccel and the
on-board execution.
Our experiments show that the AutoAccel-generated accel-
erators outperform their corresponding software implemen-
tations by an average of 72x for the MachSuite computation
kernels.
2. Background
A field-programmable gate array (FPGA) is an integrated cir-
cuit that contains an array of reprogrammable logic and mem-
ory blocks: lookup tables (LUTs), flip-flops (FFs), digital
signal processing slices (DSPs) and block RAMs (BRAMs).
Connected through a hierarchy of reconfigurable intercon-
nects, these blocks can be customized into different circuits
to solve various computation problems. Such hardware cus-
tomizability allows FPGA circuits to avoid the significant
overhead of the general-purpose microprocessors, resulting in
orders-of-magnitude performance/watt gains for a broad class
of workloads.
However, the FPGA programmability issue is a serious
impediment against its adoption by datacenter application
developers. Section 2.1 briefly describes state-of-the-art com-
mercial HLS tools that represent the latest effort in improving
the FPGA programmability through HLS. The fact that such
tools leave programmers to take full responsibility for perfor-
mance optimization motivates our work. In Section 2.2 we
then introduce the Merlin compiler [2, 13, 14], a compilation
framework that attempts to alleviate the burden of manual
code optimization by providing a library of automated code
transformation primitives. While the Merlin compiler still
relies on programmers to determine the optimal combination
and parameters of the transformation operations, and thus does
not substantially relieve the burden, its transformation library
serves as a good preliminary tool for us to agilely implement
automatic generation of the CPP microarchitecture.
2.1. Commercial HLS Tools
Commercial HLS tools such as Xilinx SDAccel [7] and In-
tel FPGA SDK for OpenCL [5] have been widely used to
fast prototype user-defined functionalities expressed in high-
level languages (e.g., C/C++ and OpenCL) on FPGAs without
involving register-transfer level (RTL) descriptions. The ex-
ample design flow used by common commercial HLS tools is
shown in Fig. 1.
Host Code (C/C++ & OpenCL)
Kernel Code (C/C++/OpenCL)
Host Compiler
Frontend Compiler High-Level Synthesis(Scheduling Optimization) Placement & RoutingLLVM IR RTL FPGA bitstream
Host binary
Figure 1: Common Commercial HLS Tool Design Flow
Commercial HLS tools usually have a set of language exten-
sions for users, such as C pragmas, that provide the guidances
of memory organization and task scheduling to complement
the missing information of static analysis while optimizing the
design. The language extensions are specified by the user at
the source code level, but the core HLS code transformation
and optimization happens at the intermediate representation
(IR) level, indicating that the effectiveness of user guidances
highly depends on its IR structure and front-end compiler. It
implies that two programs with the same functionality but dif-
ferent coding styles (leading to different IR structures) might
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result in a significant performance difference. In fact, this
difference can be up to several orders of magnitude based
on our experiences. As a consequence, programmers have to
pay attention to every detail that may affect the generated IR
structure, which often requires a profound understanding of
the FPGA architecture and circuit design.
2.2. Merlin Compiler
The Merlin compiler [2, 13, 14] is a source-to-source transfor-
mation tool for FPGA acceleration based on the CMOST [34]
compilation flow. It provides a transformation library and a
set of pragmas with prefix “#pragma Accel” for developers
to perform design optimization at the source-code level. Each
pragma corresponds to a code transformation primitive, as
listed in Table 1.
Table 1: Merlin Compiler Code Transformations
Transformation Target Parameters Description
Data tiling Loop tilesize=S
Tile the loop and create on-chip
buffers to cache the data with size S.
Example: #pragma Accel data_tiling tilesize=16
Memory
Coalescing
Buffer bitwidth=b Pack DRAM buffer to b bits.
Example: #pragma Accel bitwidth variable=buf factor=512
Pipeline Loop N/A
Create a coarse- or fine-grained
pipeline (dataflow).
Example: #pragma Accel pipeline
Parallelism Loop factor=N
Tile the loop and create N
processing elements (PEs).
Example: #pragma Accel parallel factor=4
Merlin compiler componentsInput/Output files
User C/C++ program
Program Modeling Kernel Code Transformation Commercial Design Flow
FPGA bitstreamHost binary
Host Code in C/C++/OpenCL
Program Analysis Interface Generation
Existing components
Kernel Code in C/C++/OpenCL
Transformation library
Frontend Backend
Figure 2: The Merlin Compiler Execution Flow
Based on the transformation library, Fig. 2 presents the Mer-
lin compiler execution flow. It leverages the ROSE compiler
infrastructure [1] and polyhedral framework [38] for abstract
syntax tree (AST) analysis and transformation. The front-
end stage analyzes the user program and separates host and
computation kernel. The kernel code transformation stage
then applies multiple code transformations according to user-
specified pragmas. Note that the Merlin compiler will perform
all necessary code reconstructions to make a transformation
effective. For example, when performing loop unrolling, the
Merlin compiler not only unrolls a loop but also conducts mem-
ory partitioning for the sake of avoiding bank conflict [15].
Finally, the back-end stage takes the transformed kernel and
uses the HLS tool to generate the FPGA bitstream.
Compared to the pure HLS solution, the Merlin compiler
further improves the FPGA programmability by making de-
sign optimization “semiautomatic”: instead of manually re-
constructing the code to make one optimization operation
effective, programmers now can simply place a pragma and
let the Merlin compiler do the necessary changes. However,
programmers still have to identify the best combination and
parameters among these operations, i.e., manually searching
in an exponential design space.
3. Accelerator Design Template
This section presents the details of the design space reduction
stage of the proposed approach. In general, our solution is to
introduce an accelerator design template as the specification
of the transformation from software programs to hardware
behavioral descriptions. A software program will only be
transformed to a hardware behavioral description of this in-
troduced template, so the design space is restricted to only
configurations of the template. As a result, the design space is
drastically reduced (see Section 4 for design space definition).
Meanwhile, this template ought to be applicable for a variety
of computation kernels, and guarantees the accelerator design
quality once a kernel fits into the template. Section 3.1 and 3.2
present our proposed accelerator design template, the compos-
able, parallel and pipeline (CPP) microarchitecture, as well as
showing how the CPP microarchitecture is derived. Section
3.3 discusses the applicability of the CPP microarchitecture
for various computation kernels.
3.1. Obstacles Towards Efficient Behavioral Description
We derive the CPP microarchitecture by conducting an analy-
sis on the major obstacles from a software program towards
an efficient hardware behavioral description. Specifically, we
start from a collection of computation kernels, straightfor-
wardly treat their software implementations1 as behavioral
descriptions, feed such naive behavioral descriptions into Xil-
inx SDAccel, and identify the microarchitectural inefficiencies
of the generated FPGA accelerators. Such inefficiencies repre-
sent the obstacles towards efficient behavioral descriptions.
We use the NW (Needleman-Wunsch algorithm) bench-
mark (see Section 6.1) as an example for demonstration and
discussion. The NW benchmark processes a series of genome
sequence alignment jobs, each with a pair of 128-entry se-
quences as input and a pair of 256-entry sequences as output.
The alignment engine applies the Needleman-Wunsch algo-
rithm, a dynamic programming algorithm with quadratic time
complexity, to the input sequences, and generates the optimal
post-aligned sequences given a predefined scoring system [22].
Fig. 3 presents the NW code snippet and the microarchi-
tecture of the FPGA accelerator generated by naively feeding
the NW code into Xilinx SDAccel. Our experiments show
that this accelerator performs 92x slower than a single CPU
core. We dig into the implementation inefficiencies of the NW
benchmark that cause such poor performance as follows.
Inefficiency #1: Inefficient off-chip transaction. The
kernel function is the top-level function of the NW bench-
1The computation kernels and their software implementations are from
the MachSuite benchmark suite [30] (see Section 6.1).
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void engine(...) {
int M[129][129];
...
loop1: for(i=0; i<129; i++)
{M[0][i]=...}
loop2: for(j=0; j<129; j++)
{M[j][0]=...}
loop3: for(i=1; i<129; i++) {
for(j=1; j<129; j++) {...
M[i][j]=...
}}
...
}
void kernel(char seqAs[], char
seqBs[],
char alignedAs[], char
alignedBs[]) {
for (int i=0; i<NUM_PAIRS; i++) {
engine(seqAs+i*128,
seqBs+i*128,
alignedAs+i*256,
alignedBs+i*256);
}}
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Figure 3: NW Kernel and the Corresponding Architecture
mark and defines the entire accelerator. Its arguments—seqAs,
seqBs, alignedAs and alignedBs that correspond to the
original sequence pairs and the aligned sequence pairs—define
the input and output buffers that reside in the off-chip DRAM
of the FPGA board. The FPGA accelerator connects to these
off-chip buffers through AXI channels. The data width of each
AXI channel is eight bits, inferred from the data type of the
corresponding argument (8-bit char type in the NW case). As
a result, the off-chip data transaction throughput is only one
byte/cycle for each channel, or four byte/cycle aggregately,
while state-of-the-art CPU-FPGA platforms typically support
64 byte/cycle off-chip communication throughput.
Inefficiency #2: No data caching. No data caching module
is presented in the microarchitecture, with the result that every
data access goes through the off-chip DRAM.
Inefficiency #3: Sequential loop scheduling. The kernel
function body is a loop statement that iteratively traverses ev-
ery sequence pair through the engine function that defines the
hardware engine module. In the presented microarchitecture,
the engine module accepts and processes only one sequence
pair at a time, despite the fact that these sequence pairs are
independent of each other and thus can be processed in par-
allel or pipeline. Worse still, all loops presented in the NW
kernel are scheduled to be processed sequentially, regardless
of whether one is able to be mapped to a parallel or pipeline
circuit.2
Inefficiency #4: Inefficient on-chip memory utilization.
The major computation of the NW algorithm is to generate a
two-dimension score matrix. The engine function therefore
includes a local two-dimensional array, M, to store the matrix,
and some loop statements to calculate the values of the matrix
elements. In the presented microarchitecture, the array M is
mapped to an on-chip BRAM buffer that has only one write
2The latest Xilinx flow starts to perform loop pipelining automatically, but
only for simple loop statements.
port, implying that even if the algorithm has the potential to
generate multiple matrix element values per cycle, the BRAM
buffer is not able to fulfill this potential because only one value
can be written into the buffer in each cycle.
These inefficiencies, though demonstrated only in the NW
example, are present in all MachSuite benchmarks and rep-
resent the major obstacles from software programs to high-
quality hardware behavioral descriptions. The CPP microar-
chitecture is thus derived to resolve these inefficiencies.
3.2. CPP Microarchitecture
The composable, parallel and pipeline (CPP) microarchitecture
is proposed as a template of accelerator designs and a specifica-
tion of the program-to-behavioral-description transformation.
It includes a series of features to address the inefficiencies
in the previous section. In the following text we continue
to use the NW benchmark as an example to demonstrate the
CPP microarchitecture along with its key features, as shown
in Fig. 4.
Feature #1: Coarse-grained pipeline with data caching.
Fig. 4 illustrates the NW accelerator design under the CPP mi-
croarchitecture. The overall CPP microarchitecture is a coarse-
grained pipeline that consists of three stages: load, compute
and store. The kernel function in the NW source code only
corresponds to the compute module instead of defining the en-
tire accelerator. The input sequence pairs are processed tile by
tile, i.e., iteratively loading a certain number of sequence pairs
into on-chip buffers (Stage load), aligning these pairs (Stage
compute), and storing the post-aligned pairs back to DRAM
(Stage store). Different tiles are processed in pipeline since
they are independent from each other. This feature addresses
inefficiency #2 because off-chip data movement only happens
in the load and store stages, leaving the data accesses of
computation completely on chip.
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Figure 4: NW Accelerator under CPP Microarchitecture
The load and store modules connect to two input and
output DRAM buffers, respectively, through AXI channels.
The data widths of the AXI channels are decoupled from the
type sizes of the top-level function arguments. Hence, the
off-chip bandwidth can potentially reach the highest physi-
cal bandwidth of the CPU-FPGA platform. Also, the load-
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compute-store pipeline improves the effective bandwidth of
the accelerator by overlapping communication with computa-
tion. Consequently, inefficiency #1 is addressed as well.
Feature #2: Loop scheduling. The CPP microarchitecture
tries to map every loop statement presented in the computation
kernel function to either 1) a circuit that processes different
loop iterations in parallel, 2) a pipeline where the loop body
corresponds to the pipeline stages, or 3) a combination of both.
As for the NW example, the loop statement in the kernel
function is mapped to a set of engine modules to process
the sequence pairs in parallel. Moreover, the loop statements
in the engine function are mapped to parallel and pipeline
circuits as well. This resolves inefficiency #3.
Feature #3: On-chip buffer reorganization. In the CPP mi-
croarchitecture, all the on-chip BRAM buffers are partitioned
to meet the port requirement of parallel circuits, where the
number of partitions of each buffer is determined by the dupli-
cation factor of the parallel circuit that connects to the buffer.
This feature is used for resolving inefficiency #4. In the NW
example, the on-chip buffers that cache the input and output
sequence pairs are partitioned into multiple segments, each
segment feeding one engine module. The local buffer M that
stores the score matrix is also partitioned to allow parallel read
and write transactions.
In summary, the CPP microarchitecture guarantees the qual-
ity of accelerator designs by providing corresponding features
to address the inefficiencies. However, it is not applicable to
all kinds of computation kernels with various data processing
patterns. The following section discusses the applicability of
the CPP microarchitecture for various computation kernels.
3.3. Applicability for Computation Kernels
The CPP microarchitecture features a load-compute-store
coarse-grained pipeline, which requires the computation ker-
nel to process input data block by block. Meanwhile, the size
of each block is required to be less than a few megabytes in
order to be entirely cached on chip. As a consequence, the
CPP microarchitecture favors the computation kernels with
regular data-level parallelism, like streaming or batch pro-
cessing programs with the MapReduce [16] pattern. On the
contrary, it does not fit well for the computation kernels featur-
ing extensive random accesses on a large memory footprint,
such as PageRank [26] and and the breadth-first search (BFS)
algorithm.
4. Analytical Model
Another advantage of using CPP microarchitecture is to have
a clear design space. This section presents our CPP microar-
chitecture analytical model that estimates the execution cycles
and resource consumptions of these configurations; this lays
the foundation for the automatic design space exploration
stage of the proposed approach.
Unlike most existing models [18, 20, 28, 32, 36] that an-
alyze the source program directly, many parameters of our
proposed model are obtained from the HLS synthesis reports
of a few design points. This feature enables our model to
capture most scheduling optimizations performed by the HLS
tool. As we will show in Section 6, the proposed model has
less than a 5% error rate compared to the HLS report.
4.1. Performance Modeling
The performance model estimates an accelerator’s overall exe-
cution cycle (C) through Eq. 1:
C = max(Cl +Cs,Cc) (1)
where Cl , Cc and Cs denote the cycles of the load, compute and
store modules, respectively. Since the load and store modules
share the off-chip bandwidth and are together overlapped with
the compute module in our experimental platform, we make
a maximum operation between the cycles of the load/store
modules and that of the compute module.
The execution cycles of the load, compute and store mod-
ules, as well as all of their submodules, can be quantified as
the total cycles of all its loops (Cloop), submodules (Cmod) and
standalone logic (Cr), as shown Eq. 2.
Cmod(M) = ∑
i∈M.loops
Cloop(i)+ ∑
m∈M.mods
Cmod(m)+Cr(M) (2)
where Cr is obtained from the HLS report.
Then we model the loop execution. Although a loop state-
ment can be scheduled in pipeline, parallel or the combination
of both, the first two schedules can be treated as special cases
of the last one, and can together be modeled as Eq. 3:
Cloop(L) =Citer(L)+ II(L)× TC(L)UF(L) (3)
where Citer, II, TC and UF denote the iteration latency, ini-
tiation interval, trip count and unroll factor, respectively. II
and TC are obtained from the HLS report; UF is a design
parameter that needs to be explored.
Subsequently, we break down and model the loop iteration
in Eq. 4, where the loop iteration latency is composed of the
total cycles of all their sub-loops, submodules and standalone
logic.
Citer(L) = ∑
i∈L.loops
Cloop(i)+ ∑
m∈L.mods
Cmod(m)+Cr(L) (4)
Eq. 2 and Eq. 4 reflect the architecture hierarchy with nested
modules and loops. The proposed model recursively traverses
all the loops and modules until a loop or module does not con-
tain any sub-structures. In addition, we can find that Eq. 2 and
Eq. 4 are almost identical. This is because the loop iteration
can be treated as a special “module” and modeled in the same
way for both performance and resource. Hence, we omit the
loop iteration breakdowns in the following resource models.
4.2. Resource Modeling
The resource models estimate the consumptions of the four
FPGA on-chip resources: BRAMs, LUTs, DSPs and FFs. As
the DSP model is relatively straightforward and the FF model
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is similar to the LUT model, we only demonstrate the BRAM
and LUT models in this section.
BRAM modeling: The BRAM consumption of a hardware
module consists of the BRAM blocks used by all its local
buffers (Rmembu f ) and those used by all its submodules (R
mem
mod ),
as shown in Eq. 5:
Rmemmod (M) = ∑
b∈M
Rmembu f (b)+ ∑
m∈M.mods
Rmemmod (m)×DF(m) (5)
where DF(m) is the duplication factor of submodule m which
is equivalent to the unroll factor of the loop that includes this
submodule. We use “duplication factor” instead of “unroll
factor” since the former is a better fit for depicting hardware
modules and the latter is more suitable for describing loop
statements.
Then we model the BRAM consumption of on-chip buffers.
A buffer’s BRAM consumption is determined by three factors:
1) partition factors on all dimensions, ∏d∈dim(B) PF(d), 2) the
size of each partition, d S(B)∏d PF(d)e, and 3) the bit-width of the
buffer, bw(B), as shown in Eq. 6:
Rmembu f (B) = ∏
d∈dim(B)
PF(d)×V
(
d S(B)
∏d PF(d)
e,bw(B)
)
(6)
Eq. 6 adopts a function V (s,b) to calculate the BRAM
consumption of a single partition. The two parameters are
the size and the bit-width of the partition. Eq. 7 presents its
expression:
V (s,b) = d s
Nblk(b)×Sunit e×Nblk(b) (7)
where Sunit denotes the size of a BRAM block that is a
platform-dependent constant. Nblk(b) is a function that cal-
culates the minimum number of BRAM blocks needed to
compose a BRAM buffer with bit-width b. Eq. 8 shows its
expression, where bphy is a platform-dependent constant that
represents the largest supported bit-width of a BRAM building
block.
Nblk(b) = d bbphy e (8)
LUT modeling: The LUT consumption of a hardware mod-
ule (Rlutmod) is composed of the number of LUTs used by all
loops, submodules, BRAM buffers (for control logic) and the
standalone logic:
Rlutmod(M) = ∑
l∈M.loops
Rlutiter(l)×UF(l)+ ∑
b∈M.bu f s
Rlutbu f (b)
+ ∑
m∈M.mods
Rlutmod(m)×DF(m)+Rlutr (M)
(9)
where Rlutiter depicts the LUT consumption of the loop iteration
that is, again, treated and modeled as a special “module.” Rlutr
denotes the LUT consumption of the standalone logic and is
obtained from two HLS reports.
We then model the LUT consumption of on-chip buffers
(Rlutbu f ). It can be decoupled into two parts: 1) the control (R
lut
ctrl)
and data (Rlutdata) signals of each BRAM partition, and 2) the
k-to-1 multiplexer (Rlutmux(k)) that selects the desired data from
all the partitions, as shown in Eq. 10:
Rlutbu f (B) = R
mem
bu f (B)× (Rlutctrl +Rlutdata)+Rlutmux
(
∏
d∈dim(B)
PF(d)
)
×bw(B) (10)
Rlutmux(k) =
dlog4ke
∑
i=1
d k
4i
e (11)
where Rlutctrl and R
lut
data are obtained from the HLS report, and
Rlutmux can be calculated via Eq. 11. We can also see that the
LUT consumption of a buffer depends on its BRAM usage.
Based on the proposed model, the design space of the CPP
microarchitecture is composed of 1) the capacity and bit-width
of every on-chip buffer, and 2) the unroll factor of every loop,
as indicated in Table 2. Unfortunately, the proposed model is
neither linear nor convex, and therefore not able to be mathe-
matically solved in polynomial time. Hence, we implement
automatic design space exploration by leveraging a machine-
learning-based search engine that is able to greatly reduce the
number of search iterations needed to reach a near-optimal
solution. This, together with the AutoAccel framework, will
be presented in the following section.
Table 2: The CPP Microarchitecture Design Space
Name Design Space
Buffer size {s | s = S(B) ∈ B,0 < s < 4M}
Buffer bit-width {b | b = bw(B) ∈ B,8 < b = 2n < 512}
Loop unroll factor {u | u =UF(u) ∈ L,1 < u < TC(L)}
5. AutoAccel Framework
In this section we present the AutoAccel framework that takes
a nested loop3 in C as input and performs a series of transfor-
mations to produce a high-quality FPGA accelerator with the
CPP microarchitecture. AutoAccel is built on top of the Mer-
lin compiler and uses its transformation library to construct
the CPP microarchitecture.
Framework components Merlin compiler componentsInput/Output files
Input Code
Design Space Builder
• Transformed code w. a design space
• Baseline configuration
Design Space Exploration Merlin Code Transformation Best Designin HLS C
Merlin BackendMerlin Frontend
Best configuration
FPGA bitstreamHost binary
Host Code in C/C++ & OpenCL
CPP Constructor
Legalization Checking
Figure 5: AutoAccel Framework Overview
Fig. 5 illustrates the overall flow of the AutoAccel frame-
work. The input program is first evaluated by the legalization
checking to determine whether it fits into the CPP microar-
chitecture. Next, we implement a CPP microarchitecture con-
structor to refactor the input program to a hardware behavioral
3Computation kernels with multiple nested loops can be decoupled into
multiple sub-kernels, each corresponding to a CPP microarchitecture. Exist-
ing work [19] has extensively studied how to connect multiple accelerators
through FIFO channels with efficient inter-accelerator communication.
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description of the CPP microarchitecture. Subsequently, a
design space builder is developed to identify the design space
via static code analysis. After the design space has been built,
we introduce a design space explorer with our proposed analyt-
ical model to realize the best design specification in minutes.
Finally, we refactor the behavioral description code again by
applying the best design specification to generate the desired
accelerator design. This design can be directly fed into Xilinx
SDAccel to derive a high-quality accelerator bitstream. In the
remainder of this section we present the detailed implementa-
tion of each component.
5.1. Legalization Checking
Since AutoAccel does not require any user modification of
the input computation kernel code, the goal of legalization
checking is to evaluate whether the input kernel is able to be
mapped to the CPP microarchitecture. We briefly describe
the evaluation points of the AutoAccel built-in legalization
checking algorithm as follows:
Kernel size. The resource requirements of generated de-
signs cannot exceed the capacity of single FPGA fabric. This
can be evaluated by running HLS with the basic configuration.
Task-dependent data chunk length. A task-dependent ar-
ray is an array that is traversed by the PE-loop so that every PE
will use a different chunk of data. To achieve the most efficient
parallelism and pipeline scheduling in the CPP microarchitec-
ture, the on-chip scratchpad memory is partitioned for every
PE to avoid writing conflicts. For example, the string length
of NW kernel in Fig. 3 is always 128, so it can be processed
by AutoAccel. However, if the size of the task data chunk is
determined dynamically, AutoAccel cannot statically allocate
a certain memory size to each PE; this results in the failure of
legalization checking.
Task-independent data size. A task-independent array, on
the other hand, is an array that is accessed by all PEs. For
example, in the breadth-first search (BFS) implementation of
the MachSuite benchmark [30], the array that stores the tree is
task-independent, because every PE might access any part in
the array so that it cannot be partitioned regularly. As a result,
it is better to duplicate task-independent arrays in on-chip
memory for each PE to guarantee the efficiency. In case the
array is too large to be stored in on-chip memory, the kernel
fails to pass the legalization checking.
We perform legalization checking by traversing an abstract
syntax tree (AST). We analyze the iteration domain to reason
kernel accessed data size by the polyhedral analysis from [27].
5.2. CPP Microarchitecture Construction and Design
Space Establishment
AutoAccel makes use of the transformation library of the
Merlin compiler to preprocess user input code to fit the CPP
microarchitecture. To constrain a design space when construct-
ing the CPP microarchitecture, we use static analysis and a
polyhedral model to collect the necessary information (e.g.,
loop trip count, maximal buffer size, bit-width, etc). Instead of
specifying an integer number in Merlin pragmas for a certain
configuration (e.g., data tiling size), we define an expression
“auto(min, max, inc)” to represent a set of design points.
In the expression, min and max indicate the range while inc
specifies the incremental operator from the minimum value to
the maximum value. We currently support two incremental
operators: 1) seq that represents the “+1” increment, and 2)
pow2 that represents the “×2” increment. This expression will
be replaced with a specific integer of the best configuration
after the design space exploration (DSE).
We now introduce the transformation operations used to
construct the CPP microarchitecture. Again, the NW bench-
mark is used as an example to demonstrate the transformation
flow, as shown in Code 1. The first three transformations are
data tiling, coarse-grained pipeline and processing element
duplication.
1. Data tiling: The transformation first tiles a sub-loop in
the nested loop and creates a set of on-chip buffers for data
caching. Then it instruments the code for establishing efficient
off-chip data communication by enabling memory burst. The
transformed code corresponds to lines 33-51 in Code 1.
Since the CPP microarchitecture decouples the off-chip
memory communication from computation, the analytical
model does not cover the design points with different data
tiling granularity. To solve this problem, we find the best
design point of all possible data tiling granularities that are
reported by the legalization checking algorithm in parallel. We
plan to include data tiling granularity into the design space in
the future.
2. Coarse-grained pipeline: After the data tiling, we apply
the coarse-grained pipeline transformation that encapsulates
load, compute, store into three functions to draw the bound-
aries between pipeline stages (lines 41-51). Subsequently, the
transformation duplicates on-chip buffers created by step 1
and interleaves all of them by enabling double buffering.
3. Processing element duplication: The next step is to en-
able parallel computing. We apply the parallelism transforma-
tion to the compute stage in the tiled nested loop (lines 20-24).
This creates multiple homogeneous processing elements (PEs)
to process the loop iterations in parallel.
Until now, we have constructed a microarchitecture with a
coarse-grained pipeline and a PE array that covers feature #1
and part of feature #2 of the CPP microarchitecture. Subse-
quently, we focus on loop scheduling inside PEs.
4. Small loop flatten: Based on our experiences, it is usu-
ally better to flat the in-PE loops with fixed, small trip counts.
The reason is that 1) flatting loops with small trip counts pro-
vides more opportunities for HLS to generate a more efficient
scheduling, and 2) flatting such loops will not affect the overall
resource utilization considerably. As a result, we make an ad
hoc strategy to fully unroll in-PE loops with trip count less
than 16.
5. Fine-grained parallel/pipeline: If an in-PE loop cannot
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Code 1: NW Code with the CPP Microarchitecture
1 void NW(...) {
2 int M[129][129];
3 // the array will be automatically partitioned
4 ...
5 loop1: for(i=0; i<129; i++) {
6 #pragma Accel parallel factor=auto(1,128,seq)
7 M[0][i] = ..,;
8 }
9 loop2: for(j=0; j<129; j++) {
10 #pragma Accel parallel factor=auto(1,128,seq)
11 M[j][0] = ...;
12 }
13 loop3: for(i=1; i<129; i++) {
14 for(j=1; j<129; j++) {...
15 #pragma Accel parallel factor=auto(1,128,seq)
16 M[i][j] = ...
17 }}
18 ...
19 }
20 void compute(char seqAs[], char seqBs[], char alignedAs[], char
alignedBs[]) {
21 for (int i=0; i<TILE_PAIRS; i++) {
22 #pragma Accel parallel factor=auto(1,NUM_PAIRS,seq)
23 NW(seqAs+i*128, seqBs+i*128, alignedAs+i*256, alignedBs+i*256);
24 }}
25 void load(...) { ... } // off-chip data load
26 void store(...) { ... } // off-chip data store
27 void kernel(char seqAs[], char seqBs[], char alignedAs[], char
alignedBs[]) {
28 #pragma Accel bitwidth variable=seqAs factor=auto(8,512,pow2)
29 #pragma Accel bitwidth variable=seqBs factor=auto(8,512,pow2)
30 #pragma Accel bitwidth variable=alignedAs factor=auto(8,512,pow2)
31 #pragma Accel bitwidth variable=alignedBs factor=auto(8,512,pow2)
32
33 char seqAs_buf_x[128*TILE_PAIRS]; char
seqAs_buf_y[128*TILE_PAIRS];
34 // the arrays will be automatically partitioned
35 // the width will be automatically adjusted
36 // the declarations for the other three buffers are omitted
37 ...
38 #pragma AutoAccel variable=TILE_PAIRS
value=auto(1,NUM_PAIRS,seq)
39 const int TILE_PAIRS = 16;
40 int num_tiles = NUM_PAIRS/TILE_PAIRS;
41 for (int i=0; i<num_tiles+2; i++) {
42 if (i % 2 == 0) {
43 load(/* seqAs_buf_x <= seqAs, seqBs_buf_x <= seqBs */);
44 compute(seqAs_buf_y, seqBs_buf_y, alignedAs_buf_y,
alignedBs_buf_y)
45 store(/* alignedAs_buf_x <= alignedAs, alignedBs_buf_x <=
alignedBs */);
46 }
47 else {
48 load(/* seqAs_buf_y <= seqAs, seqBs_buf_y <= seqBs */);
49 compute(seqAs_buf_x, seqBs_buf_x, alignedAs_buf_x,
alignedBs_buf_x)
50 store(/* alignedAs_buf_y <= alignedAs, alignedBs_buf_y <=
alignedBs */);
51 }}}
be fully unrolled by step 4, it must satisfy one of the following
conditions: 1) its trip count is either unknown or larger than
16, 2) it has loop carried-dependency, or 3) it contains one
or more sub-loops that cannot be fully unrolled. In the first
condition, we apply fine-grained parallelism and explore the
best partial-unroll factor (lines 6, 10, and 15). In the other two
conditions, we apply a fine-grained pipeline to improve the
throughput and resource efficiency.
The above two transformations cover the remaining part of
feature #2. Finally, we apply step 6 to cover feature #3.
6. On-chip buffer reorganization: We finally apply mem-
ory coalescing to reorganize the on-chip buffer (lines 28-31).
We analyze the data type to determine the minimal bit-width,
and always set the maximal bit-width to 512 bits since this
is the maximal supported by the experimental platform. In
addition, we only set the power-of-two bit-width values as
DSE candidates, because HLS tools round BRAM sizes up to
a power of two. As a result, this reduced design space can still
cover the optimal solution in the original design space.
By applying the above code transformations, we are able
to generate a transformed kernel code with the CPP microar-
chitecture and a design space. As can be seen in Code 1, the
design space of the NW example has roughly 1.4×1017 design
points. Therefore, an efficient DSE component is essential for
the AutoAccel framework.
5.3. Design Space Exploration
The DSE flow of AutoAccel, as shown in Fig. 6, is imple-
mented using OpenTuner [8], an open-source framework for
building domain-specific program tuners. The OpenTuner
runtime has a search technique library that contains a collec-
tion of machine learning algorithms to cover as many cus-
tomized tuning problems as possible. In order to assemble all
search techniques, OpenTuner adopts a multi-armed bandit
algorithm [17] as a meta technique to judge the effectiveness
of each search technique and allocate design points according
to the judgment. Specifically, the search technique that can
efficiently find high-quality design points will be rewarded
and allocated more design points. In contrast, the technique
that performs poorly on high-quality design point discovery
will be allocated fewer points and eventually disabled. By
harnessing OpenTuner, our DSE flow is able to realize the best
design point efficiently and effectively.
Baseline configuration
Merlin Code Transformation High-level Synthesis Analytical Model Initialization
Baselinein HLS C HLS Report
Transformed Code w. design space
Microarchitecture Analysis
Design Point Set
Design Point Allocation(Meta Technique)
DSE components Other existing componentsInput/Output files
Performance & Resource Estimation
Design Point Selection
Local Design Point Set
Search Technique N
Best configuration
Model Initialization
Figure 6: Design Space Exploration Flow
In Figure 6, the model initialization stage first parses the
HLS reports of a few design points and generates the values of
the design constants. While most values are obtained by run-
ning HLS once, the LUT consumption of the standalone logic
of a loop iteration (Rlutr in Eq. 9) is calculated via two HLS
reports. In detail, we run HLS twice with two consecutive
unroll factors of a loop to calculate the increment of the LUT
consumption. This increment is the LUT consumption of the
loop’s standalone logic. Next, we analyze the kernel source
code to 1) establish the architecture hierarchy, and 2) fetch the
design parameters and their value ranges from the auto prag-
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mas inserted during design space establishment (Section 5.2).
After the model is initialized, we simply feed the parameter
sets of the remaining design points to the model and collect
the performance and resource estimations.
6. Experimental Evaluation
In this section we first describe our experimental setup, in-
cluding hardware platform, software environments, and bench-
marks. Then we evaluate AutoAccel by analyzing the results
of design space exploration (DSE), analytical model, and over-
all performance and energy efficiency.
6.1. Experimental Setup
The evaluation of AutoAccel is performed on the mainstream
PCIe-based CPU-FPGA platform and the Xilinx SDAccel de-
sign flow. Table 3 lists the detailed hardware and software con-
figuration. An Xeon CPU is connected with a Xilinx Virtex-7
FPGA board through the PCIe interface. For a fair comparison,
both the CPU and the FPGA fabric were launched in 2012.
On top of the platform hardware, we use Xilinx SDAccel to
provide a hardware-software co-design environment.
Table 4 lists the benchmarks used in our experiment. We
use MachSuite [30], a benchmark suite that contains a broad
class of computational kernels programmed as C functions
for accelerator study, to evaluate the AutoAccel framework.
For each kernel, MachSuite provides at least one implementa-
tion that is based on a commonly used algorithm in software
programming, which makes it a natural fit for demonstrating
AutoAccel.
Table 3: Configuration of Hardware and Software
Host CPU Model Intel Xeon E5-2420 @ 1.9GHz (released in 2012)
Host Memory 64GB DDR3-1600
FPGA Fabric Xilinx Virtex-7 @ 200MHz (released in 2012)
Device Memory 8GB DDR3-1600 (Max Band.: 12.8GB/s)
CPU-FPGA Interface PCIe Gen3 x8 (Max Band.: 8GB/s)
Transformation Flow Merlin compiler 2017.1
Synthesis Flow SDAccel 2016.3
Table 4: Benchmark Description
Kernel Description and Input Information
AES Advanced encryption standard. Input: 256-bit key; 64MB data.
GEMM General matrix multiplication (O(N
3)).
Input: two 1024×1024 64-bit floating-point matrices
KMP Knuth-Morris-Pratt string matching.Input: 128MB string; 16B substring.
NW Needleman-Wunsch sequence alignment.Input: 64K pairs of 128-nucleotide seq.
SPMV Sparse matrix-vector multiplication.Input: 4096×512 ELLPACK data and index.
VITERBI Viterbi algorithm. Input: 1M 128-element chains.
FFT Fast Fourier transform. Input: 65536 strides each with 1KB size.
STENCIL Stencil computation. Input: a 4096×4096 image
6.2. Design Space Exploration Evaluation
Fig. 7 illustrates the process of finding the optimal design point
using the learning-based DSE approach with the analytical
model to evaluate the performance and resource consumption.
Thanks to the multi-armed bandit algorithm, the DSE process
is able to find the right direction to the optimal solution effi-
ciently, so the DSE time limit is set to only 180 seconds after
the model initialization. As can be seen in Fig. 7, the execu-
tion cycles drop significantly in the first 20 seconds except
for KMP. We analyze the process log of KMP in detail and find
that the DSE spends some iterations attempting to improve the
performance of the compute stage, because KMP has a relative
large design space inside the compute module. However, the
performance of KMP is heavily bounded by memory bandwidth
so reduced compute latency does not benefit for overall perfor-
mance improvement. Despite this, the DSE process for KMP is
still able to be converged in time.
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Figure 7: Process of Finding the Optimal Design via DSE
Based on the best configuration realized by the DSE, Table 5
presents the performance and resource utilization for each
benchmark.4 Note that the C2C metric in the second column
is calculated by the following equation:
C2C =
Computation Cycle
Communication Cycle
(12)
The concept of C2C shares the merits of the CTC ratio used
in [33]. We use C2C to analyze whether a design has achieved
optimality (C2C ∼ 1). The design is identified as computa-
tional bound if C2C is larger than 1; otherwise it is communi-
cation bound.
Table 5: C2C and Resource Utilization
Bench. C2C BRAM LUT DSP FF
AES 0.4 27.3% 23.1% 0.0% 3.2%
SPMV 0.6 43.0% 5.8% 4.3% 3.2%
KMP 0.1 52.4% 14.0% 0.0% 1.8%
FFT 1.1 78.5% 48.8% 66.7% 24.2%
VITERBI 2.2 20.4% 79.4% 12.6% 21.8%
NW 4.0 17.2% 78.4% 0.0% 25.9%
STENCIL 0.5 52.3% 5.1% 24.8% 2.3%
GEMM 1.1 74.4% 32.5% 49.8% 21.2%
According to Table 5, the overall performance of AES, SPMV,
KMP, and STENCIL is bounded by the off-chip bandwidth, be-
cause those four designs need to input or output a large amount
of data, so the memory transaction time cannot be hidden by
the computation time even if the AutoAccel DSE has success-
fully found the design point with the largest bit-width. In
fact, the memory-bounded design may potentially be further
optimized by introducing data reuse analysis. For example,
[11] leverages polyhedral analysis to realize and optimize the
4We set 80% as the resource constraint based on the resources available
for users.
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data access pattern, and this results in a much lower external
memory transaction volume for stencil computation. However,
the impact of this kind of transformation cannot be estimated
by our analytical model and is beyond the scope of this paper.
Future work would extend the model to cover those transfor-
mations.
For the other four designs, VITERBI and NW are bounded
by LUTs. We can see that the C2C of both designs is higher
than 2. It means that the PE in both designs consumes many
LUTs, so even the overall design can still be further optimized
by duplicating more PEs. There are no more available LUTs
to use.
On the other hand, FFT and GEMM are bounded by BRAM.
Since their PE logics are relatively simple, BRAM becomes
the major resource bottleneck. In this case, the DSE balances
the computation and communication cycles by adjusting the
PE number and buffer bit-width. As a result, the BRAM-
bounded design has a C2C value larger than but close to 1.
6.3. Analytical Model Evaluation
We conduct two experiments to evaluate the accuracy of the an-
alytical model. The first experiment aims to evaluate whether
the model-generated results are consistent with those collected
from HLS reports. In detail, we randomly select 20 design
points for each benchmark, and compare the performance and
resource usage for each design point between the model esti-
mation and HLS report. Table 6 presents the average absolute
difference rates for all cases.
We can see that the proposed model aligns to the HLS
report accurately on performance and BRAM/DSP usage,
and also results in only moderate differences on LUT/FF
usage. The differences are lead by the fact that the HLS
tool adopts some resource-efficient implementations for its
building blocks when a design requires a large proportion of
on-board resources. For example, VITERBI includes a loop
statement with initiation interval (II) equal to 40. The hard-
ware circuit for this loop has some 25-to-1 multiplexers to
select one floating-point number from 25 numbers. We ob-
serve that when the number of PEs in the VITERBI design
grows, the HLS tool automatically replaces a fully pipelined
multiplexer implementation that consumes over 500 LUTs
with the implementation that consumes only 32 LUTs to 1)
meet the II=40 restriction, and 2) save on-board resources.
Since such dynamic optimization strategies are hard to capture
with a static analytical model, a few percentages of differences
on LUT/FF usage is inevitable.
Table 6: Differences Between Model and HLS Reports
Parameter Perf. BRAM DSP LUT FF
Avg. error <1% <1% <1% 6.5% 4.3%
The second experiment evaluates the performance differ-
ence between the HLS report and the actual on-board result.
Table 7 presents the absolute performance difference rate of
the optimal design point identified by AutoAccel. We can see
that the average difference among all the benchmarks is only
6.2%, which proves that the cycle estimation from the HLS
tool is able to match the actual on-board execution time for the
proposed microarchitecture. Note that the actual frequency of
generated designs is not variant dramatically due to the follow-
ing two reasons. First, Xilinx SDAccel 2016.3 optimizes the
timing prior to optimizing other factors, so it might sacrifice
resource efficiency (e.g., enlarge II) to preserve the frequency.
Second, all of our designs reserve sufficient resources for the
tool to avoid strict timing constraints. As a result, the impact
of frequency on performance difference is moderate.
Table 7: Differences Between Model and On-board Results
Bench. AES SPMV KMP FFT
Avg. err. 13.5% 9.5% 12.2% 0.1%
Bench. VITERBI NW STENCIL GEMM
Avg. err. 2.1% 1.1% 7.7% 3.3%
In addition, we further analyze the benchmarks with over
10% performance difference, i.e., AES and KMP. We find that
such relatively a large difference is mainly because the acceler-
ator designs for these benchmarks have a very small execution
time (∼10 ms). For these time frames, the start-up and end
overhead bias the time significantly. On the contrary, we
also observe that the error rate of the model to on-board ex-
ecution is always less than 5% when a design has an over
100-millisecond execution time. Hence, the proposed model
is able to accurately predict the on-board execution time of a
design given that its execution time is tens of milliseconds or
larger.
6.4. Performance and Energy Evaluation
We finally evaluate the performance speed-up and energy
efficiency improvement of the generated FPGA accelerator
designs. Figure 8 compares the performances between the
naive implementation of MachSuite, manual HLS designs and
AutoAccel-generated accelerator designs, all of which are nor-
malized to the performances of the corresponding software im-
plementations. We can clearly see that AutoAccel-generated
accelerators drastically outperform the naive implementations
by 27,000x, indicating that AutoAccel has strongly addressed
the gap from software programs towards high-quality hard-
ware behavioral descriptions. Meanwhile, the AutoAccel-
generated accelerators also outperform the software imple-
mentations by 72x, indicating that our approach does lead to
high-quality accelerator designs.
We can also see from the experimental results that the man-
ual designs only outperform the AutoAccel-generated designs
by an average 2.5×, even after we spent several days to weeks
applying more behavioral-level transformations to achieve
the optimal performance. In detail, for the benchmarks with
C2C<1 — AES, SPMV, KMP and STENCIL — the generated de-
signs have achieved the same optimal performance as manual
designs in the experimental platform, because these bench-
marks are all of linear time complexity, and their PEs run
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faster than the off-chip communication. On the other hand,
the performances of the benchmarks with super-linear time
complexity — FFT, NW, VITERBI and GEMM — are bounded
by FPGA on-chip resources. As a result. the performance can
potentially be further improved by using application-specific
accelerator circuits to improve resource efficiency. For exam-
ple, we use the systolic array microarchitecture to improve
the GEMM accelerator design and achieve the optimal per-
formance with all on-chip DSPs. Although such specialized
architectures cannot be covered by AutoAccel, AutoAccel still
preserves high accelerator quality while substantially improv-
ing the FPGA programmability.
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Figure 8: Speedup over an Intel Xeon CPU Core
Finally, we analyze the energy efficiency gain of AutoAccel-
generated designs. We estimate the energy efficiency (perfor-
mance per watt) of our experiments by considering execu-
tion time and thermal design power (TDP). The TDP of the
Intel Xeon CPU and the Xilinx FPGA used in this compari-
son is 80W and 25W, respectively. Accordingly, AutoAccel-
generated designs can achieve up to 1677.9× energy efficiency
improvement and 260.4× on average.
7. Related Work
In this section we discuss related work in the analytical models
and the automated frameworks for FPGA design optimization.
Analytical Modeling: Fast performance estimation on FP-
GAs has become popular in recent years. In general, perfor-
mance analysis is mainly performed at either IR level [32,
36, 28, 20, 18] or source code level [37]. Since most of the
existing work performs analysis without explicitly considering
back-end design flow [32, 36, 18, 28, 20], their analysis cannot
reflect the optimization done by the commercial tool. On the
other hand, similar to this paper, [37] builds the performance
model with the help of the commercial tool, but [37] provides
neither the resource model nor automated code transformation,
so users still need to manually change the kernel code while
considering the FPGA resource limitation.
Automated Framework: Some projects aim to provide an
automated framework to perform code generation and design
space exploration [28, 20, 31]. The framework presented by
[28, 20] accepts parallel patterns (e.g., map, groupBy, filter,
reduce, etc.) and performs FPGA accelerator generation with
analytical DSE. Different from this paper, which automatically
applies the CPP microarchitecture, the FPGA architecture
generated by [28, 20] is composed of predefined hardware
components (i.e., memory, controller, and primitive opera-
tions) to guarantee efficiency. However the selection of these
components highly depends on the semantic information of
user-specified parallel patterns. Furthermore, the performance
model for DSE in [28, 20] is built only for the predefined
hardware components.
In addition, Melia [31] is a MapReduce framework that
supports automated code generation from user-written C code
to OpenCL. Melia asks users to provide the best configuration
by leveraging the model from [32] to generate the OpenCL
code. Consequently, Melia only generates the FPGA accel-
erator design under a MapReduce programming model, and
misses automatic design space exploration.
Finally, some frameworks also focus on general-purpose
programming languages such as C/C++ [21, 35, 18].
SOAP3 [18] is a framework that analyzes a kernel at the
metasemantic intermediate representation (MIR) graph level
and transforms it according to the result of design space ex-
ploration. However, SOAP3 adopts regression models for re-
source estimation, so the model is not general enough to cover
nonlinear resource consumption. A framework in [21] uses
an analytical model based on HLS results (like this paper) for
maximizing throughput given resource constraints. However,
they consider only loop pipelining and ignore the design space
of coarse- and fine-grained parallelism. Lin-analyzer [35] is a
framework to identify the performance bottleneck for C/C++
programs, but it does not involve code transformation and only
focuses on fine-grained parallelism.
8. Conclusion
While the FPGA-based heterogeneous architectures are becom-
ing a promising paradigm to provide continued performance
and energy improvement in modern datacenters, accelerator
programming arises as a serious challenge to application de-
velopers. In this paper we propose the AutoAccel framework
to provide a nearly push-button experience on mapping C
functions into high-quality FPGA accelerator designs. Featur-
ing the CPP microarchitecture, a fast analytical model-based
design space exploration and automatic code transformation,
AutoAccel achieves 72x speed-up and 260.4× energy improve-
ment for a broad class of computation kernels.
Furthermore, we believe that the design principles of Au-
toAccel can be further generalized to stimulate more research
on the adoption of FPGAs in datacenters. For example, the
CPP microarchitecture serves as a proof-of-concept that us-
ing an accelerator design template as a specification of the
program-to-behavioral-description transformation drastically
reduces the design space while preserving the accelerator qual-
ity. Therefore, more microarchitectures might be added in
AutoAccel to improve the coverage of computation kernels.
Also, more sophisticated, high-abstract code transformations
(e.g., loop permutation) are able to be supported in the future,
along with polyhedral analysis, to form a larger design space
and create more optimization opportunities.
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